You are here: Register Set > Interrupt Configuration (Index=4, RB='1')
STX104 Reference Manual
ContentsIndexHome
PreviousUpNext
Interrupt Configuration (Index=4, RB='1')

Interrupt Source Select Register

Register Layout

 

Index=0x04, Byte 0, Word 0. RB='1'.  

D7 
D6 
D5 
D4 
D3 
D2 
D1 
D0 
FIBLK3 
FIBLK2 
FIBLK1 
FIBLK0 

 

Index=0x05, Byte 1, Word 0. RB='1'.

D15 
D14 
D13 
D12 
D11 
D10 
D9 
D8 
EIS 
ISSBE 
nINT_FF 
SITT 
ITS3 
ITS2 
ITS1 
ITS0 
Bit Definitions
NAME 
DIRECTION 
DEFAULT 
DESCRIPTION 
EIS 
rw 
Enhanced Interrupt Selection
0 = Normal interrupt selection in ADC control register (default)
1 = Enhanced interrupt selection in ADC control register 
ISSBE 
rw 
Interrupt Source Status Bank Enable
0 = ADC channel mapped to ADC Status Register (default)
1 = Interrupt Source Status mapped to lower nibble of ADC Status Register 
nINT_FF 
rw 
Interrupt Flip-Flop Disable. Classic DMA and FIFO interrupt generation is independent of this setting.
0 = Allows classic ADC-sample and ADC-bursts to generate interrupts (default)
1 = Disallows or blocks classic ADC-sample and ADC-bursts from generating interrupts. Setting the DMA bit, however over-rides this function. Use alternate interrupt generation to achieve desired interrupts. 
ITS[3:0] 
rw 
0000 
Interrupt Threshold Counter Source Select. Increment by:
0000 = none (default)
0001 = Sample or Frame (i.e. ADC burst)
0010 = Block (i.e. 256 samples)
0011 = Analog Input Maximum Frame Count
0100 = Trigger Start and transition to active trigger state
0101 = Trigger Stop and transition to inactive trigger state
0110 = none
0111 = none
1000 = DIN0 rising edge
1001 = DIN0 falling edge
1010 = DIN1 rising edge
1011 = DIN1 falling edge
1100 = DIN2 rising edge
1101 = DIN2 falling edge
1110 = DIN3 rising edge
1111 = DIN3 falling edge 
SITT 
rw 
Sync Interrupt Threshold Counter to the beginning of active trigger. This can be used to synchronize interrupts to trigger start.
0 = disabled (default)
1 = Clear Interrupt Threshold Counter to the beginning of the active trigger. 
FIBLK[3:0] 
rw 
0000 
Number of Blocks to generate a FIFO Interrupt. This is the number of samples written to the FIFO in order to generate an interrupt; if the sample timing is constant, then this interrupt will be at a constant rate as well.
0000 = 2 Blocks or 512 Samples (default)
0001 = 4 Blocks or 1,024 Samples
0010 = 8 Blocks or 2,048 Samples
0011 = 16 Blocks or 4,096 Samples
0100 = 32 Blocks or 8,192 Samples
0101 = 64 Blocks or 16,384 Samples
0110 = 128 Blocks or 32,768 Samples
0111 = 256 Blocks or 65,536 Samples
1000 = 512 Blocks or 131,072 Samples
1001 = 1024 Blocks or 262,144 Samples
1010 = 2048 Blocks or 524,288 Samples
1011 = 0.0625 Block or 16 Samples
1100 = 0.125 Block or 32 Samples
1101 = 0.25 Block or 64 Samples
1110 = 0.5 Block or 128 Samples
1111 = 1 Block or 256 Samples 
Don't Care 
Copyright © 1997-2008 by Apex Embedded Systems. All rights reserved. Updated on Wednesday, April 02, 2008.
What do you think about this topic? Send feedback!